

NVMe over CXL (NVMe-oC): An Ultimate Optimization of Host-Device Data Movement

Bernard Shung, San Chang, Terry Cheng

Wolley Inc.

Outline

- Problem Statement
- Prior Art on Host-Device Data Movement Optimization
- NVMe over CXL (NVMe-oC): Core Concept
- Application Examples Supporting NVMe-oC Core Concept
- NVMe-oC Performance Analysis
- NVMe-oC SSD versus Memory-Semantics SSD
- Local versus Network NVMe-oC
- Wolley's NVMe-oC Prototypes Work in Progress
- Summary



Problem Statement

- As an NVMe SSD solution provider, why should I bother with CXL (if my NVMe only uses PCIe or CXL.io)?
 - What is the benefit to upgrade my controller IP from PCIe to CXL?





Prior Art on Host-Device Data Movement Optimization

- Controller Memory Buffer (CMB)

Controller Memory Buffer (CMB)

- Incorporated into NVMe 1.2 since 2014
- Hope to reduce host-device data movement
- CPU accesses CMB via memory read/write TLP (MRd or MRw) and CMB is implemented as part of PCIe BAR
- As host CPU can not access CMB as efficiently as DDR memory, CMB is generally used as a DMA buffer for block data transfer among PCIe devices








Prior Art on Host-Device Data Movement Optimization – NVMe Computational Storage (CS)


- NVMe CS standardization
 - TP4091: Computational Programs
 - TP4131: Subsystem Local Memory (SLM)
- NVMe CS runs program inside SSD to operate data in Subsystem Local Memory
- NVMe CS makes computation closer to storage data to reduce data movement, but it requires tailored program that can run on device CPU





https://nvmexpress.org/wp-content/uploads/FMS-2023-Computational-Storage-Subsystem-Local-Memory.pdf

An Animation Video for NVMe over CXL




NVMe over CXL (NVMe-oC): Core Concept

- A NVMe-oC device uses CXL.io to access a NVMe SSD and CXL.mem to access an HDM
 - CXL HDM enables cacheable high-performance data read/write not attainable in CMB


Key Advantages


- When the application only needs a fraction of the block data, the destination of the block data can be set to fall on the device HDM
- Host CPU can selectively retrieve the necessary bytes of the block data via CXL.mem, reducing the amount of host-device data movement



Application Example (1): Key-value Store

- Three typical RocksDB (KVS) production use cases at Facebook
 - UDB (a MySQL storage layer for social graph data)
 - ZippyDB (a distributed key-value store)
 - UP2X (a distributed key-value store for AI/ML services)
- GET operations dominate and mostly request small key-value access
 - Unsorted and small-size key-value pairs are stored in different storage block





The average key size (AVG-K), the standard deviation of key size (SD-K), the average value size (AVG-V), and the standard deviation of value size (SD-V) of UDB, ZippyDB, and UP2X (in bytes)

	AVG-K	SD-K	AVG-V	SD-V
UDB	27.1	2.6	126.7	22.1
ZippyDB	47.9	3.7	42.9	26.1
UP2X	10.45	1.4	46.8	11.6

Cao, Zhichao, et al. "Characterizing, Modeling, and Benchmarking RocksDB Key-Value Workloads at Facebook" 18th USENIX Conference on File and Storage Technologies (FAST 20). 2020.





Application Example (2): Cache Systems


- Twemcache is used by Twitter as a look-aside cache
 - Upon a cache miss, cache clients read from the backends and then write to cache.
 - Upon cache writes, clients write to backends, then write into the cache

• In Twitter production cache clusters

- The median of the object size curve for storage is slightly larger than 100 bytes
- Top four production clusters' mean object sizes are 230, 55, 294 and 72 bytes, respectively









Application Example (3): fsync()

- Why fsync() is important?
 - causes all modified data in the open file to be saved to permanent storage
 - commonly used by many applications to guarantee the durability of a file
 - blocks until the flushing data is completed
- fsync() involves a bunch of small random read-modify-write operations, significantly impacting application performance
 - CXL.mem perfect for sending small writes
 - Modification of device memory minimize data movement to host




Figure 3: Performance drop of MySQL on NVMe SSD, SATA SSD and HDD after aggressively issue fsync.

He, Haochen, et al. "When Database Meets New Storage Devices: Understanding and Exposing Performance Mismatches via Configurations." Proceedings of the VLDB Endowment 16.7 (2023): 1712-1725.

SSD with

hundreds of

thousands

random 4KB

read/write

IOPS

low fsync performance


	Drive	rate	latency	
$\left(\right)$	SAMSUNG MZ7LN512	160/s	6.3ms	
	Crucial_CT480M500SSD1	108/s	9.3ms	
	Intel 520	2031/s	0.49ms	
/	SAMSUNG MZVPV512HDGL	104/s	9.6ms	
١	Samsung SSD 960 PRO	267/s	3.8ms	
	Intel PC-3100	1274/s	0.79ms	
	Intel 750	2038/s	0.49ms	
\int	Intel PC-3700	7380/s	0.14ms	
_				




Application Example (4): VM IO Virtualization

- Virtio, a well-known software-based I/O virtualization framework
 - Using frontend and backend drivers for the IO communication between VM and the host machine
- As QEMU (or hypervisor) intercept IO requests from VM, the underlying software can change data movement and return buffer address on device HDM using NVMe-oC
 - No modifications required to VM applications






Performance Analysis for Reading Data with NVMe



Performance Analysis for Reading Data with NVMe-oC




NVMe-oC SSD versus Memory-Semantics SSD

- Samsung was first to consider using CXL interface on a NVMe SSD, with their introduction of Memory-Semantics SSD in Flash Memory Summit 2022
- But fundamentally NVMe-oC SSD and Memory-Semantics SSD are different, as highlighted below

	NVMe-oC SSD	Memory-Semantics SSD
Host Interface	CXL	CXL
Media Components	NAND + DRAM	NAND + DRAM
Legacy NVMe SSD Support	Yes	Yes
Functional Device(s)	NVMe SSD and HDM memory	NVMe SSD or HDM memory
Roles of NAND and DRAM	DRAM as staging memory of NAND	DRAM as cache of NAND



Local versus Network NVMe-oC






Wolley's NVMe-oC Prototype – Local NVMe-oC

FPGA Implementation Platform

- Virtex[®] UltraScale+TM XCVU13P
- PCIe Gen3 x8 speed
- 128GB DDR4 DIMM for NVMe RAM-disk
- 4GB DDR4 DIMM for CXL HDM
- CXL Controller + NVMe-oC bridge
 - CXL 1.1/2.0/3.0 Support
 - Enable NVMe SSD and HDM coexist
 - Optimize data movement between NAND and HDM

• Software

- Use SPDK NVMe driver to manually assign buffer location for block read/write command such that block data can be read to HDM
- There are no modifications to the SPDK NVMe driver




16



Wolley's NVMe-oC Prototype – Network NVMe-oC

- 4-Port CXL Switch Prototype (current):
 - Virtex[®] UltraScale+TM VU19P
 - 2 Upstream Ports
 - 2 Downstream Ports
 - PCIe Gen3 x8 speed
 - CXL 1.1/2.0
- NVMe-oC Switch Prototype (2024):
 - Adding P2P Support
 - Converting TLP to UIO inside switch for P2P
- CXL 3.0 Type 3 EP Prototype (2024):
 - Adding UIO to HDM bridge





Summary

- Many applications only use a fraction of the block data retrieved from storage
- NVMe-oC achieves "best of both worlds"
 - Backward compatibility with NVMe storage infrastructure
 - Efficient CXL.mem access of device side data
- NVMe-oC optimizes host-device data movement not attainable before
 - Less data movement reduces power consumption and improves performance
- "Local NVMe-oC" integrates NVMe SSD and HDM, while "Network NVMe-oC" takes advantage of P2P feature in CXL 3.0 fabric
- Host intelligence to optimally place staging data is an interesting/important topic
- Wolley hopes to contribute to hardware/software components of NVMe-oC to make the vision a reality

